

Figure 2 (Prior Art)




Figure 3 (Prior Art)

Figure 4 (Prior Art)

Figure 5 (Prior Art)






Figure 6








Figure 9




Figure 10




Figure 11




Figure 12

	TCY0	TCY1	TCY2	TCY3	TCY4	TCY5
1. MOVLW 55h	Fetch 1	Execute 1		<u>.</u>		
2. MOVLF FSR0, 05A	\Ch	Fetch 2H	Write FSR0H			
3. Second Word			Fetch 2L	Write FSR0L		
4. BSF PORTA, BIT	Г3			Fetch 3	Execute 3	

Figure 13






Figure 14

				N	ov	Z	DC	С
_	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

Figure 15





R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STKOVF	STKUNF	•	SP4	SP3	SP2	SP1	SP0	
bit7	6	5	4	3	2	1	bit0	

R = Readable bit

W = Writeable bit

C = Clearable bit

U = Unimplemented bit, Read as '0'

- n = Value at POR reset

bit 7: STKOVF: Stack Overflow Flag bit

1 = Stack overflow occurred

0 = Reset or cleared by user software

bit 6: STKUNF: Stack Underflow Flag bit

1 = Stack underflow occurred 0 = Reset or cleared by user software

bit 5: Unimplemented: Read as '0'

bit 4-0: SP4:SP0: Stack Pointer Location bits

STKPTR - Stack Pointer Register

Figure 18

U-0	U-0		R/W-u				
-	-	-	TOS20	TOS19	TOS18	TOS17	TOS16
bit7	6	5	4	3	2	1	bit0

bit 7-0: TSO<20:16>: Top of Stack bit

R = Readable bit

W = Writeable bit

U = Unimplemented bit, Read as '0'

n = Value at POR reset

Figure 19 TOSU - Top of Stack Upper

	R/W-u						
TOS15	TOS14	TOS13	TOS12	TOS11	TOS10	TOS9	TOS8
bit7		5	4	_	2	1	bit0

bit 7-0: TOS<15:8>: Top of Stack bit

R = Readable bit

W = Writeable bit

U = Unimplemented bit, Read as '0'

- n = Value at POR reset

Figure 20

TOSH - Top of Stack High

		R/W-u						
	TOS7	TOS6	TOS5	TOS4	TOS3	TOS2	TOS1	TOS0
•	bit7	6	5	4	3	2	1	bitO

bit 7-0: TOS<7:0>: Top of Stack bit

R = Readable bit

W = Writeable bit

U = Unimplemented bit, Read as '0'

- n = Value at POR reset

Figure 21

TOSL - Top of Stack Low


When a device is reset, the PC is loaded with the reset vector (0h). The stack pointer is initialized to 00h, and the Top of Stack register (TOS) is 000000h.

STKPTR=00h TOS=000000h PC=00000h

Stack


Figure 22

The first push of the stack increments the stack pointer to point to location 1. The value in the PC is loaded into stack level 1. The PC is then updated.



First CALL on an initialized stack


Figure 23



Second Consecutive CALL


The 31st CALL will increment the stack pointer, load the TOS register with the current PC value, and then update the PC. The STKOVF bit is set to indicate the impending stack overflow.

The 32nd CALL will attempt to increment the stack pointer. However the stack pointer is now pointing at the upper most stack level and cannot be incremented. The pointer will be loaded with 1Fh (still pointing to stack level 31), and the TOS will be overwritten with the current PC value. The PC will be updated. The stack overflow bit remains set. Another push will yield the same results. Once the pointer had incremented to 1Fh, it cannot be incremented to a higher value, it can only be cleared or decremented.




31st and 32nd consecutive CALL

14/95




When the stack has been popped enough to reach 00h and the stack pointer can no longer be decremented, further popping will return 000000h to the PC. The stack pointer will maintain the value of 00h. The underflow bit (STKUNF) is set.

Figure 26




Stack Return Pops Causing Stack Underflow

A PUSH instruction performs a similar operation as a call. The PC is incremented to PC+2, the stack pointer is incremented and the TOS is loaded with the PC value (which is essentially a wasted operation). The user will then have access to write values into the TOS registers.



The POP instruction will perform actions similar to a return, however the PC is not loaded with the TOS value. The user must recover his data before the POP. The stack pointer is then decremented.



16/95 PC<20:0> 21 CALL, RCALL, RETURN RÉTFIE, RETLW Stack Level 1 Stack Level 31 000000h Reset Vector LSB 000001h Reset Vector MSB High Priority Interrupt Vector LSB 000008h 000009h High Priority Interrupt Vector MSB 000018h Low Priority Interrupt Vector LSB 000019h Low Priority Interrupt Vector MSB User Memory Space ⁽¹⁾ 000028h Trap Vector LSB 000029h Trap Vector MSB 1FFFFFh 200000h **User ID Locations** 200003h 200004h Reserved 200007h 200008h **Test EPROM** 2003FFh 200400h Reads all '0's 2FFFFFh 300000h Configuration Calibration Registers 370000h 380000h Config/Calibrate Override Registers 3BFFFFh 3C0000h User memory space may **Test Mode Registers** be internal, external, or both. 3FFFFDh 3FFFFEh The memory configuration

Figure 30


Device ID Locations

3FFFFFh


Note 1:

mode.

depends on the processor



Memory Map in Bytes/Words Figure 31



Instructions in Memory
Figure 32

ler	On-chip	Program Memory		Reads '0'		ON-CHIP	000h		FFFh	ON-CHIP
Microcontroller Mode	0000000	007FFFh	008000h		1FFFFFh					:
W						OFF-CHIP			_	
ntroller	On-chip	Program Memory				ON-CHIP	4000		FFFh	ON-CHIP
Extended Microcontroller Mode	000000h	007FFFh		External Program Memory		OFF-CHIP ON-CHIP				
Extend			008000h		1FFFFFh)				
or					,	ON-CHIP	. 4000		FFFh	ON-CHIP
Microprocessor Mode		Txternal	Program Memory			OFF-CHIP				_
Mi	000000				1FFFFFh	Ö				
		cution	9x3 90	sedS me	Progi		эсе	ata Sp	a	

Note 1: Example Shows 32K Bytes of Internal EPROM Program Memory Device Memory Map in Different Modes Figure 33

_		
	R = Readable bit	W = Writable bit -n = Value at POR reset (x = unknown)
R/W-0	WMO	bito
U-0 R/W-0 R/W-0	WM1	
0-0		
0-0	ı	
R/W-0	AIT1 WAIT0	
R/W-0 R/W-0 U-0	WAIT1	
3		
R/W-0	EBDIS	bit7

EBDIS: External bus disable bit7:

1 = Drivers disable, all external bus drivers disabled, I/0 ports can be used to control signals

0 = Drivers enabled

Unimplemented: Read as '0' bit 6:

Wait <1:0>: Table reads and writes bus cycle wait count 11 = Table reads and writes will wait 0 Tcy 10 = Table reads and writes will wait 1 Tcy 01 = Table reads and writes will wait 2 Tcy 00 = Table reads and writes will wait 3 Tcy bit 5-4:

Unimplemented: Read as '0' bit 3-2:

bit 1-0:

WM<1:0>: TABLWT operation with 16-bit bus

1x = Word Write Mode: TABLAT0 and TABLAT1 word output, WRH active when TABLAT1 written

11 = Byte Select Mode: TABLAT data copied on both MS and LS, WRH and (UB or LB) will activate

12 = Byte Write Mode: TABLAT data copied on both MS and Byte, WRH or WRL will activate

MEMCON Register

R/P-1 R/P-1 R/P-1 U-1 R/P-1 R/P-1 R/P-1 U-1 A19SDIS A15DIS A11DIS BSDIS BADIS **WDIS** bit0 bit7 bit 7: Unimplemented: Read as '0' R = Readable bit

P = Programmable bit

-n = UnprogrammedValue

(x = unknown)

bit 6: BSDIS: Byte Select UB, LB disable

0=Drivers disabled 1=Drivers enabled

bit 5: BADIS: Byte Address BA0 disable

0=Drivers disabled 1=Drivers enabled

bit 5: WDIS: Write Select WRH, WRL disable

0=Drivers disabled 1=Drivers enabled

bit 3: Unimplemented: Read as '0'

bit 2: A19DIS: Disable AD19:AD16 drivers

0=Drivers disabled 1=Drivers enabled

bit 1: A15DIS: Disable AD15:AD12 drivers

0=Drivers disabled, only if 8-bit external interface


1=Drivers enabled

bit 0: A11DIS: Disable AD11:AD8 drivers

0=Drivers disabled, only if 8-bit external interface


1=Drivers enabled

CONFIG7 Configuration Byte



External M mory Connection Diagram (16-bit)

Figure 36




Note 1: This signal is unused for ROM and EPROM external memories

External Memory Connection Diagram (8-bit)

Figure 37


Name	Port	Bit	Function
RF4/BA0	PORTF	bit4	Input/Output or system bus byte address bit 0
RD0/AD0	PORTD	bit0	Input/Output or system bus address bit 0 or data bit 0
RD1/AD1	PORTD	bit1	Input/Output or system bus address bit 1 or data bit 1
RD2/AD2	PORTD	bit2	Input/Output or system bus address bit 2 or data bit 2
RD3/AD3	PORTD	bit3	Input/Output or system bus address bit 3 or data bit 3
RD4/AD4	PORTD	bit4	Input/Output or system bus address bit 4 or data bit 4
RD5/AD5	PORTD	bit5	Input/Output or system bus address bit 5 or data bit 5
RD6/AD6	PORTD	bit6	Input/Output or system bus address bit 6 or data bit 6
RD7/AD7	PORTD	bit7	Input/Output or system bus address bit 7 or data bit 7
RE0/AD8	PORTE	bit0	Input/Output or system bus address bit 8 or data bit 8
RE1/AD9	PORTE	bit1	Input/Output or system bus address bit 9 or data bit 9
RE2/AD10	PORTE	bit2	Input/Output or system bus address bit 10 or data bit 10
RE3/AD11	PORTE	bit3	Input/Output or system bus address bit 11 or data bit 11
RE4/AD12	PORTE	bit4	Input/Output or system bus address bit 12 or data bit 12
RE5/AD13	PORTE	bit5	Input/Output or system bus address bit 13 or data bit 13
RE6/AD14	PORTE	bit6	Input/Output or system bus address bit 14 or data bit 14
RE7/AD15	PORTE	bit7	Input/Output or system bus address bit 15 or data bit 15
RG0/A16	PORTG	bit0	Input/Output or system bus address bit 16
RG1/A17	PORTG	bit1	Input/Output or system bus address bit 17
RG2/A18	PORTG	bit2	Input/Output or system bus address bit 18
RG3/A19	PORTG	bit3	Input/Output or system bus address bit 19
RF0/ALE	PORTF	bit0	Input/Output or system bus Address Latch Enable (ALE) control pin
RF1/OE	PORTF	bit1	Input/Output or systems bus Output Enable (OE) control pin
RF2/WRL	PORTF	bit2	Input/Output or system bus Write Low (WRL) control pin
RF3/WRH	PORTF	bit3	Input/Output or system bus Write High (WRH) control pin
RF5/LB	PORTF	bit2	Input/Output or system bus Lower Byte Enable (LB) control pin
RF6/UB	PORTF	bit3	Input/Output or system bus Upper Byte Enable (UB) control pin

Typical Port Functions
Figure 38



External Program Memory Bus Timing (16-bit Mode)

Figure 39




External Program M mory Bus Timing (8-bit Mode)

Figure 40

	A<19:16>	AD<15:8>	AD<7:0>	BA0	ALE	OE	ALE OE WRH WRL	$\overline{}$	<u>an</u>	П
Opcode Fetch 8-bit	PC<20:17>	PC<16:9>	Q1-2:PC<8:1> Q3: INST<15:8> Q4: INST<7:0>	Q1-2:0 Q3: 1 Q4: 0	-	0	,	- .		
Opcode Fetch 16-bit	PC<20:17>	Q2:PC<20:17> Q3-4: INST<15:8>	Q1-2:PC<20:17> Q3-4: INST<7:0>	0	-	0	-	-	0	0
Table Read 8-bit	TBLPTR<20:17>	TBLPTR<16:9>	Q1-2:TBLPTR<8:1> Q3-4:DATA<7:0>	TBLPTR<0>	-	0		-		
Table Read 16-bit	TBLPTR<20:17>	TBLPTR<20:17> Q1-2:TBLPTR<16:9> Q3-4:DATA<15:8>	Q1-2:TBLPTR<8:1> Q3-4:DATA<7:0>	TBLPTR<0>	1	0	-	-	0	0
Table Write 8-bit	TBLPTR<20:17>	TBLPTR<16:9>	Q1-2:TBLPTR<8:1> Q3-4:TABLAT<7:0>	TBLPTR<0>	-			0	,	
Table Write 16-bit Byte Write Mode	TBLPTR<20:17>	TBLPTR<20:17> Q1-2:TBLPTR<16:9> Q3-4:TABLAT<7:0>	Q1-2:TBLPTR<8:1> Q3-4:TABLAT<7:0>	TBLPTR<0>	1	-	볹	ΣĽ	-	-
Table Write16-bit Byte Select Mode	TBLPTR<20:17>	TBLPTR<20:17> Q1-2:TBLPTR<16:9> Q3-4:TABLAT<7:0>	Q1-2:TBLPTR<8:1> Q3-4:TABLAT<7:0>	TBLPTR<0>	1	1	0	-	ᄺ	닛
Table Write16-bit Word Write Mode TABPTR<0>=0	TBLPTR<20:17>	TBLPTR<20:17> Q1-2:TBLPTR<16:9> Q1-2:TBLPTR<8:1> TBLPTR<0> Q3-4: Hi-Z Q3-4: Hi-Z TBHREG<7:0>= TABLAT<7:0>	Q1-2:TBLPTR<8:1> Q3-4: Hi-Z TBHREG<7:0>= TABLAT<7:0>	TBLPTR<0> =0	-	1	-	-	-	-
Table Write16-bit Word Write Mode TABPTR<0>=1	TBLPTR<20:17>	TBLPTR<20:17> Q1-2:TBLPTR<16:9> Q1-2:TBLPTR<8:1> Q3-4:TABLAT<7:0> Q3-4:TBHREG<7:0>	Q1-2:TBLPTR<8:1> Q3-4:TBHREG<7:0>	TBLPTR<0> =1	-	-	0	-	0	0

TBHREG is TABLAT high byte holding register XH= WRITE signal .AND. TBLPTR<0> XL= WRITE signal .AND. TBLPTR<0> YH= TBLPTR<0> Ext

External Bus Cycle Types



the BSR is used to specify the RAM location that the instruction uses.

The Data Memory Map and the Instruction 'a' bit

FFFh	TOSU	FDFh	INDF2	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2	FBCh	CCPR2H	F9Ch	MEMCON
FFBh	PCLATU	FDBh	PLUSW2	FBBh	CCPR2L	F9Bh	
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	DDRJ
FF9h	PCL	FD9h	FSR2L	FB9h	CCPR3H	F99h	DDRH
FF8h	TBLPTRU	FD8h	STATUS	FB8h	CCPR3L	F98h	DDRG
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	CCP3CON	F97h	DDRF
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	CCPR4H	F96h	DDRE
FF5h	TABLAT	FD5h	T0CON	FB5h	CCPR4L	F95h	DDRD
FF4h	PRODH	FD4h	rsvd DEBUG	FB4h	CCP4CON	F94h	DDRC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	DDRB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	DDRA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ
FF0h	INTCON3	FD0h	RCON	FB0h		F90h	LATH
FEFh	INDF0	FCFh	TMR1H	FAFh	COM1BRG	F8Fh	LATG
FEEh	POSTINC0	FCEh	TMR1L	FAEh	COM1REC	F8Eh	LATF
FEDh	POSTDEC0	FCDh	T1CON	FADh	COM1TX	F8Dh	LATE
FECh	PREINC0	FCCh	TMR2	FACh	COM1STA	F8Ch	LATD
FEBh	PLUSW0	FCBh	PR2	FABh	COM1CON	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	COM2BRG	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	COM2REC	F89h	LATA
FE8h	W	FC8h	SSPADD	FA8h	COM2TX	F88h	PORTJ
FE7h	INDF1	FC7h	SSPSTAT	FA7h	COM2STA	F87h	PORTH
FE6h	POSTINC1	FC6h	SSPCON1	FA6h	COM2CON	F86h	PORTG
FE5h	POSTDEC1	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF
FE4h	PREINC1	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE
FE3h	PLUSW1	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA


Special Function Regist r Map
Figure 43

F	ilename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
FFh	TOSU				Ton-of-Stark	upper Byte (TOS<20:16>	1		0 0000	0 0000
	TOSH	Top-of-Stack	High Byte (T	OSc15:85)	l lob or oraci	t apper byte (100 (20.10)	<u> </u>		0000 0000	0000 0000
	TOSL		Low Byte (T								0000 0000
	STKPTR	STKOVF	STKUNF		Return Stac	k Pointer	<u> </u>			000 - 0 0000	00 - 0 0000
	PCLATU	•		Holding Re	gister for PC<					00 0000	00 0000
	PCLATH	Holding Reg	ister for PC<		9.0.01 101 1 0 4	21.10				0000 0000	0000 0000
F9h		PC Low Byte		10.05		- 4/				0000 0000	0000 0000
	TBLPTRU	-	•	Program M	emory Table f	Pointer Upper	Byte (TBLPT	R<21:16>)		00 0000	00 0000
	TBLPTRH	Program Me	mory Table P	<u> </u>	yte (TBLPTR		<u> </u>			0000 0000	0000 0000
	TBLPTRL				te (TBLPTR<					0000 0000	0000 0000
	TABLAT		mory Table L		to (tibe: Title					0000 0000	0000 0000
	PRODH		ister High By							XXXX XXXX	นนนน นนนน
	PRODL		ister Low Byt							XXXX XXXX	นนนน นนนน
	INTCON		PEIE/GIEL	TOIE	INT0E	RBIE	TOIF	INT0F	RBIF	0000 000x	0000 000x
	INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TOIP	INT3P	RPIP	1111 1111	1111 1111
	INTCON3	INT2P	INT1P	INT3E	INT2E	INT1E	INT3F	INT2F	INT1F	1100 0000	1100 0000
 U				1 11102							
FFh	INDF0	Uses conten	ts of FSR0 to	address data	a memory - va	lue of FSR0	not changed	(not a physica	l register)	n/a	n/a
	POSTINC0	Uses conten	ts of FSR0 to	address data	a memory - va	lue of FSR0	post-increme	nt (not a phys	ical register)	n/a	n/a
$\overline{}$	POSTDEC0	Uses conter	ts of FSR0 to	address dat	a memory - va	lue of FSR0	post-decreme	ent (not a phy	sical register)	n/a	n/a
	PREINC0	Uses conter	ts of FSR0 to	address dat	a memory - va	lue of FSR0	pre-incremen	ted (not a phy	/sical register)	n/a	n/a
	PLUSW0				a memory - va					n/a	n/a
$\overline{}$	FSR0H	•						Idress Pointer		xxxx	uuuu
-	FSR0L	Indirect Data	Memory Ad	dress Pointer	0 Low Byte	·				XXXX XXXX	นนนน นนน -
E8h		Working Re					· · · · · ·			XXX XXXX	นนนน นนนน
	INDF1			address dat	a memory - va	alue of FSR1	not changed	(not a physica	al register)	n/a	n/a
	POSTINC1				a memory - va					n/a	n/a
	POSTDEC1								sical register)	n/a	n/a
_	PREINC1								/sical register)	n/a	n/a
_	PLUSW1				a memory - va					n/a	n/a
	FSR1H	•			T			Idress Pointer		xxxx	uuuu
_	FSR1L	Indirect Data	Memory Ad	dress Pointer	1 Low Byte	<u>. </u>				XXXX XXXX	นบบน นบนน
	BSR	•				Bank Selec	t Register			0000	0000
F==	10011				<u> </u>					<u> </u>	
DFh	INDF2	Uses conter	nts of FSR2 to	address dat	a memory - va	alue of FSR2	not changed	(not a physica	al register)	n/a	n/a
	POSTINC2	Uses conter	nts of FSR2 to	address dat	a memory - va	alue of FSR2	post-increme	nt (not a phys	ical register)	n/a	n/a
	POSTDEC2								sical register)	n/a	n/a
	PREINC2								ysical register		n/a
	PLUSW2				a memory - va					n/a	n/a
	FSR2H				· ·			Idress Pointer		xxxx	นนนน
	FSR2L	Indirect Date	a Memory Ad	dress Pointer	2 Low Byte	•				XXXX XXXX	นนนน นนนน
	STATUS	•	-		N	OV	Z	DC	С	x xxxx	บ นนบบ

Core Special Function Register Summary
Figure 44


Filename		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (note 3)
D3h	OSCCON	•	•	-	•	-	•		SCS	0	0
D2h	LVDCON	•	-	BGST	LVDEN	LVV3	LVV2	LVV1	LVV0	00 0101	00 0101
D1h	WDTCON	-	-	•	•	•	•	-	SWDTE	0	0
D0h	RCON	IPE	LWRT	-	RI	ŤŌ	PD	POR	BOR	00-1 11qq	00-q qquu
A5h	IPR3	-	-	•	-	•	•	•	-		
A4h	PIR3	•	-		•	•	-	•	•		
A3h	PIE3	-	-	-	-	-	•	-	-		
A2h	IPR2	•	-	•	-	BCLIP	LVDIP	TMR3IP	CCP2IP	1111	1111
A1h	PIR2	•	-	•	-	BCLIF	LVDIF	TMR3IF	CCP2IF	0000	0000
A0h	PIE2	-	-	-	•	BCLIE	LVDIE	TMR3IE	CCP2IE	0000	0000
							 "	<u> </u>			
9Fh	IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
9Eh	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
9Dh	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Ch	MEMCON	EBDIS	-	WAIT1	WAIT0	-	-	WM1	WM0	0-0000	0-0000
					-						


Figure 45





Direct Short Addressing Mode


Figure 46















Direct Long Addressing Mode

Figure 51



Indirect Addressing Mode

Figure 52




Figure 53

Field	Description
f fs fd	Register file address (00h to FFh) in current or virtual bank, except MOVFF (000h to FFFh)
а	Virtual bank select 0 = override BSR and force virtual bank 1 = do not override BSR Default is a = '1'
S	Fast call/return select 0 = do not update into/from shadow registers 1 = certain registers loaded into/from shadow registers Default is s = '0'
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
n	2's complement number for relative branch instructions
X	Don't care location (= '0' or '1') The assembler will generate code with x = '0'. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select 0 = store result in W 1 = store result in file register f Default is d = '1'
u	Unused, encoded as '0'
label	Label name
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
GIE/ GIEH	Global Interrupt Enable bit (INTCON<7>)
PEIE/ GIEL	Low Priority Interrupt Enable bit (INTCON<6>)
TBLPTRU TBLPTRH TBLPTRL	
TABLAT	Table Latch (8-bit)
PRODL	Product of Multiply low byte
PRODH	Product of Multiply high byte
TOSU TOSH TOSL	Top of Stack

Field	Description
PCU PCH PCL	Program Counter
BSR	Bank Select Register
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register
	or the specified register file location
*	No Change to TBLPTR
*+	Post-Increment TBLPTR
*_	Post-Decrement TBLPTR
+*	Pre-Increment TBLPTR
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field

Opcode Field Descriptions

Figure 54

Field	Description				
*FSRn	Selects INDFn Register				
*FSRn++	Selects POSTINCn Register				
*FSRn	Selects POSTDECn Register				
*(++FSRn)	Selects PREINCn Register				
*(FSRn+W)	Selects PLUSWn Register				

Indirect Addressing Symbols

Figure 55

Figures 54 and 55 list the symbols recognized by the MPASM assembler.

Note 1: Any unused opcode is Reserved.
Use of any reserved opcode may cause unexpected operation.

All instruction examples use the following format to represent a hexadecimal number:

where 0x signifies a hexadecimal digit.

To represent a binary number: nnnnnnnb

where b signifies a binary string.

Byte-oriented file register operations 15 10 9 **OPCODE** f (FILE #) а d = 0 for destination W d = 1 for destination f a = 0 for force Virtual bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 12 11 OPCODE f (Source FILE #) 12 11 15 1111 f (Destination FILE #) f = 12-bit file register address Bit-oriented file register operations 12 11 OPCODE b (BIT #) f (FILE #) а b = 3-bit address a = 0 for force Virtual bank a = 1 for BSR to select bank f = 8-bit file register address Literal and control operations 8 7 15 0 OPCODE k (literal) k = 8-bit immediate value **CALL** and GOTO operations 15 **OPCODE** k<7:0> (literal) 15 12 11 k<19:8> (literal) 1111 k = 20-bit immediate value

General Format for Instructions

Figure 56

Mnemonic,	Description	Cycles	16-bit Opcod	le	Status	Notes		
Operands			MSb	LSb	Affected			
BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF f,d,a	ADD W to f	1	0010 01da fff	ff ffff	C,DC,N,OV,Z	3		
ADDWFC f,d,a	ADD W and Carry bit to f	1	0010 00da fff		C,D,C,N,OV,Z	3		
ANDWF f,d,a	AND W with f	1	0001 01da fff	ff ffff	N,Z	3		
CLRF f,a	Clear f	1	0110 101a ff	ff ffff	Z	3		
COMF f,d,a	Complement f	1	0001 11da fff		N,Z	3		
CPFSEQ f,a	Compare f with W, skip if f = W	1 (2)	0110 001a fff		None	3,5,7,8		
CPFSGT f,a	Compare f with W, skip if f > W	1 (2)	0110 010a fff	ff ffff	None	2,3,5,7,8		
CPFSLT f,a	Compare f with W, skip if f< W	1 (2)	0110 000a fff		None	2,3,5,7,8		
DECF f,d,a	Decrement f	1	0000 01da fff	ff ffff	C,DC,N,OV,Z	3		
DECFSZ f,d,a	Decrement f, skip if 0	1 (2)	0010 11da fff	ff ffff	None	3,5,7,8		
DCFSNZ f,d,a	Decrement f, skip if not 0	1 (2)	0100 11da fff	ff ffff	None	3,5,7,8		
INCF f,d,a	Increment f	1	0010 10da ff		C,DC,N,OV,Z	3		
INCFSZ f,d,a	Increment f, skip if 0	1 (2)	0011 11da ff	ff ffff	None	3,5,7,8		
INFSNZ f,d,a	Increment f, skip if not 0	1 (2)	0100 10da ff		None	3,5,7,8		
IORWF f,d,a	Inclusive OR W with f	1	0001 00da ff		N,Z	3		
MOVF f,d,a	Move f	1	0101 00da fff	ff ffff	N,Z	3		
MOVFF f _s ,f _d	Move f _S (1st word)	2	1100 ffff ff	ff ffff	None	6		
	to fd (2nd word)		1111 ffff ff					
MOVWF f,a	Move W to f	1	0110 111a ff		None	3		
MULWF f,a	Multiply W with f	1	0000 001a ff		None	3		
NEGF f,a	Negate f	1	0110 110a ff	ff ffff	C,DC,N,OV,Z	1,3		
NOP	No Operation	1	0000 0000 0	000 0000	None			
NOP	No Operation (2nd Word)	1	1111 xxxx x	XXX XXXX	None			
RLCF f,d,a	Rotate left f though Carry	1	0011 01da ff		C,N,Z	3		
RLNCF f,d,a	Rotate left f (no carry)	1	0100 01da ff		N,Z	3		
RRCF f,d,a	Rotate right f through Carry	1	0011 00da ff		C,N,Z	3		
RRNCF f,d,a	Rotate right f (no carry)	1	0100 00da ff		N,Z	3		
SETF f,a	Setf	1	0110 100a ff	ff ffff	None	3		

Legend: Refer to Table 3-6 for opcode field descriptions.

- Note 1: 2's Complement method.
 - 2: Unsigned arithmetic.
 - 3: If a = '0', the Bank Select Register (BSR) will be overridden and Virtual bank is selected: If a = '1', the BSR is used.
 - 4: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. Writing to external program memory is a two-cycle instruction.
 - 5: Two-cycle instruction when condition is true, else single cycle instruction.
 - 6: Two-cycle instruction except for MOVFF to PCL (program counter low byte) in which case it takes 3 cycles.
 - 7: A "skip" means that the instruction fetched during execution of the current instruction is not executed, instead an NOP is executed.
 - 8: When a "skip" instruction executes a skip and is followed by a 2-word instruction, 3 cycles will be executed.
 - 9: If s = '1', certain registers will be loaded from/into shadow registers. If s = '0' no update occurs.

Instruction S t Summary
Figure 57

Mnemonic,		Description	Cycles	16-bit Opcode	Status	Notes		
Operands	•			MSb LSb	Affected			
SUBFWB	f,d,a	Subtract f from W with Borrow	1	0101 01da ffff ffff	C,DC,N,OV,Z	1,3		
SUBWF		Subtract W from f	1	0101 11da ffff ffff	C,DC,N,OV,Z	1,3		
SUBWFB	f,d,a	Subtract W from f with Borrow	1	0101 10da ffff ffff	C,DC,N,OV,Z	1,3		
SWAPF		Swap f	1	0011 10da ffff ffff	None	3		
TSTFSZ		Test f, skip if 0	1 (2)	0110 011a ffff ffff	None	3,5,7,8		
XORWF		Exclusive OR W with f	1	0001 10da ffff ffff	N,Z	3		
BIT-ORIEN		ILE REGISTER OPERATIONS						
BCF	f,b,a	Bit Clear f	1	1001 bbba ffff ffff	None	3		
BSF	f,b,a	Bit Set f	1	1000 bbba ffff ffff	None	3		
BTFSC	f,b,a	Bit test f, skip if clear	1 (2)	1011 bbba ffff ffff	None	3,5,7,8		
BTFSS	f,b,a	Bit test f, skip if set	1 (2)	1010 bbba ffff ffff	None	3,5,7,8		
BTG	f,b,a	Bit Toggle f	1	0111 bbba ffff ffff	None	3		
LITERAL A	LITERAL AND CONTROL OPERATIONS							
ADDLW	k	ADD literal to W	1	0000 1111 kkkk kkkk	C,DC,N,OV,Z			
ANDLW	k	AND literal with W	1	0000 1011 kkkk kkkk	N,Z			
BC	n	Branch if Carry	1 (2)	1110 0010 nnnn nnnn	None			
BN	n	Branch if Negative	1 (2)	1110 0110 nnnn nnnn	None			
BNC	n	Branch if Not Carry	1 (2)	1110 0011 nnnn nnnn	None			
BNN	n	Branch if Not Negative	1 (2)	1110 0111 nnnn nnnn	None			
BNV	n	Branch if Not Overflow	1 (2)	1110 0101 nnnn nnnn	None			
BNZ	n	Branch if Not Zero	1 (2)	1110 0001 nnnn nnnn	None			
BRA	n	Unconditional branch	2	1101 Onnn nnnn nnnn	None			
BV	n	Branch if Overflow	1 (2)	1110 0100 nnnn nnnn	None			
BZ	n	Branch if Zero	1 (2)	1110 0000 nnnn nnnn	None			
CALL	k,s	Subroutine Call (1st word)	2	1110 110s kkkk kkkk	None	9		
		(2nd word)		1111 kkkk kkkk kkkk				
CLRWDT	•	Clear Watchdog Timer	1	0000 0000 0000 0100	TO,PD			
DAW	•	Decimal Adjust W Register	1	0000 0000 0000 0111	С			
GOTO	k	Unconditional Branch (1st word)	2	1110 1111 kkkk kkkk	None			
1		(2nd word)		1111 kkkk kkkk kkkk				
HALT	-	Halt processor .	1	0000 0000 0000 0001	None			
IORLW	k	Inclusive OR literal with W	1	0000 1001 kkkk kkkk	N,Z			

Legend: Refer to Table 3-6 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If a = '0', the Bank Select Register (BSR) will be overridden and Virtual bank is selected: If a = '1', the BSR is used.
- 4: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. Writing to external program memory is a two-cycle instruction.
- 5: Two-cycle instruction when condition is true, else single cycle instruction.
- 6: Two-cycle instruction except for MOVFF to PCL (program counter low byte) in which case it takes 3 cycles.
- 7: A "skip" means that the instruction fetched during execution of the current instruction is not executed, instead an NOP is executed.
- 8: When a "skip" instruction executes a skip and is followed by a 2-word instruction, 3 cycles will be executed.
- 9: If s = '1', certain registers will be loaded from/into shadow registers. If s = '0' no update occurs.

Instruction Set Summary (Continued)
Figure 58


Mnemonic,		Description	Cycles	16-bit Opcode	Status	Notes
Operands				MSb LSb	Affected	
LFSR	f,k	Move Literal to FSR	2	1110 1110 00ff kkkk	None	
		(second word)	:	1111 0000 kkkk kkkk		
MOVLB	k	Move literal to low nibble in BSR	1	0000 0001 0000 kkkk	None	
MOVLW	k	Move literal to W	1	0000 1110 kkkk kkkk	None	
MULLW	k	Multiply literal with W	1	0000 1101 kkkk kkkk	None	
POP		Pop Top of return stack (TOS)	1	0000 0000 0000 0110	None	
PUSH		Push Top of return stack (TOS)	1	0000 0000 0000 0101	None	
RCALL	n	Unconditional subroutine branch	2	1101 1nnn nnnn nnnn	None	
RESET		Generate a Reset (same as MCLR reset)	1	0000 0000 1111 1111	All - Reset	
RETFIE	S	Return from interrupt (and enable interupts)	2	0000 0000 0001 000s	GIEH,GIEL All if s=1	9
RETLW	k	Return literal to W	2	0000 1100 kkkk kkkk	None	
RETURN	S	Return from Subroutine	2	0000 0000 0001 001s	None if s=0 All if s=1	9
SLEEP		Enter SLEEP Mode	1	0000 0000 0000 0011	TO, PD	
SUBLW	k	Subtract W from literal	1	0000 1000 kkkk kkkk	N,OV,C,DC,Z	
TBLRD*		Table Read (no change to TBLPTR)	2	0000 0000 0000 1000	None	
TBLRD*+		Table Read (post-increment TBLPTR)	2	0000 0000 0000 1001	None	
TBLRD*		Table Read (post-decrement TBLPTR)		0000 0000 0000 1010	None	
TBLRD+*		Table Read (pre-increment TBLPTR)	2	0000 0000 0000 1011	None	
TBLWT*		,	2	0000 0000 0000 1100	None	4
		Table Write (post-increment TBLPTR)	2	0000 0000 0000 1101	None	4
		Table Write (post-decrement TBLPTR)		0000 0000 0000 1110	None	4
TBLWT+		Table Write (pre-increment TBLPTR)	2	0000 0000 0000 1111	None	4
XORLW	k	Exclusive OR literal with W	1	0000 1010 kkkk kkkk	N,Z	


Legend: Refer to Table 3-6 for opcode field descriptions.


Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If a = '0', the Bank Select Register (BSR) will be overridden and Virtual bank is selected: If a = '1', the BSR is used.
- 4: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. Writing to external program memory is a two-cycle instruction.
- 5: Two-cycle instruction when condition is true, else single cycle instruction.
- 6: Two-cycle instruction except for MOVFF to PCL (program counter low byte) in which case it takes 3 cycles.
- 7: A "skip" means that the instruction fetched during execution of the current instruction is not executed, instead an NOP is executed.
- 8: When a "skip" instruction executes a skip and is followed by a 2-word instruction, 3 cycles will be executed.
- 9: If s = '1', certain registers will be loaded from/into shadow registers. If s = '0' no update occurs.

Instruction Set Summary (Continued)
Figure 59















Figure 63














Figure 69





Figure 70







Figure 72









Figure 74







Valid For:

ADDLW ANDLW

IORLW

MOVLW SUBLW XORLW




Figure 78





Figure 79






Figure 81




Figure 82




Figure 83






Figure 84





Figure 85






Figure 87






Figure 88






Figure 89








Figure 92





Figure 93






Figure 95






Figure 96





Figure 97



79/95

Figure 98







Figure 99






Figure 101







Figure 102






Figure 104





Figure 105






Figure 107





Figure 108








Figure 110








Figure 113

95/95 Opcode <11:8>

		0	1	2	3	4	5	6	7	8	9	Α	В	U	D	E	F
	0	*** MOV MULWF			DECF				SUB	IOR	XOR	AND	RET	MUL	MOV	ADD	
			LB	LB							LW	LW	LW	LW	LW	LW	LW
	1	IORWF				ANDWF				XORWF				COMF			
	2	ADDWFC				ADDWF				INCF				DECFSZ			
	3	RRCF				RLCF				SWAPF				INCFSZ			
	4	RRNCF				RLNCF				INFSNZ				DCFSNZ			
Opcode <15:12>	5	MOV	F			SUBFWB				SUBWFB				SUBWF			
§ [6	CPFSLT CPFSEQ			CPFSGT TSTFSZ			SETF CLRF			NEGF MOVW		WF				
ġ[7	BTG															
<u>න</u> [8	BSF															
o [9	BCF															
L	Α	BTFS	SS														
	В	BTFS	SC														
	С	MOVFF															
	D	BRA								RCALL							
	E	BZ	BNZ	ВС	BNC	BV	BNV	BN	BNN	open				CALL	•	L FSR	GO TO
-	_	1105	(0) 15						<u></u> _	<u> </u>							
L	F	NOP	(2ND	WOR	U)												

***Special Instructions

```
NOP HALT (NOTE: Emulation mode only.)
0000
0001
              SLEEP
CLRWDT
PUSH
POP
DAW
0003
0004
0005
0006
0007
              TBLRD *
0008
              TBLRD *+
TBLRD *-
TBLRD +*
0009
000A
000B
000C
              TBLWT *
              TBLWT *+
TBLWT *-
000D
000E
              TBLWT +*
RETFIE
000F
0010, 0011
0012, 0013
              RETURN
00E0
00E1
              TRAP
TRET
00FF
              RESET
```

Figure 114